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Abstract. This paper presents the analysis of tuning range 
and power handling of digitally tunable capacitors (DTCs) 
in reconfigurable high power RF circuits. The proposed 
scheme can be applied to reconfigurable RF system design 
e.g. smart antenna, Software Defined Radio (SDR) and 
Cognitive Radio (CR) systems. The power handling of the 
DTC can be enhanced by connecting the DTC in series 
with a fixed capacitor. The combination of a DTC and 
a fixed capacitor leads to modified tuning range of the 
total capacitance. Both the power handling and the tuning 
range are described in this paper by empirical equations in 
such a way, that a proper combination of DTCs and fixed 
capacitors can be determined for the design of any recon-
figurable RF system. As an example of applications, 
a frequency band reconfigurable power amplifier was de-
signed and fabricated. The reconfigurable input and output 
matching networks utilize DTCs and fixed capacitors as 
tuning elements. 
Keywords 
DTC, power handling, reconfigurable RF circuits, 
matching network, Software Defined Radio 
1. Introduction 
Standards of current wireless communication systems 
in order to meet the market demands require adaptive data 
transmission, high data rate, flexible network configuration 
and low cost. In case of RF frontends, there is a design 
trend in providing the flexibility for various wireless stand-
ards. Such agile wireless systems range from multi-stand-
ard antenna matching, beamforming, phase locking, pow-
ering and filtering [1]. In case of hybrid circuits, a single 
hardware can be reconfigured to serve several standards 
and applications. For example, a power amplifier can be 
configured to a high efficiency mode or a high linearity 
mode [2]. In case of integrated circuits, a reconfigurable IC 
is attractive since it can serve many applications as the 
reconfiguration can simply be carried out using the control 
pins of the chip to select the operating frequency or mode 
[3–4]. For Software Defined and Cognitive Radio, this 
implies additional degrees of freedom for the system with 
a limited number of components. Consequently, tunable 
matching networks are required to match various im-
pedances of different operating modes to the reference 
impedance e.g. 50 Ohm. Mostly, reconfigurable RF circuits 
are based on tunable capacitors. For filtering, numerous 
publications proposed frequency tunable filters using tuna-
ble capacitors based on MEMs and varactor diodes [5–8]. 
A wide capacitive tuning range allows a large variety of 
impedances which can be matched. In addition, the tunable 
capacitors must be able to withstand the peak power of the 
system whereas the self-resonant frequency must be higher 
than the operating frequency. A systematic scheme for 
tunable matching network design in order to fulfill such 
system requirements would be beneficial for acceleration 
of the design process while reducing losses due to damage 
of the devices.  
Tunable capacitors based on microelectro-mechanical 
system (MEMs) and Barium Strontium Titanate (BST) can 
offer superior quality factor, but their package sizes are 
relatively large. In addition, the costs of MEMs and BST- 
tunable capacitors are relatively high. An overview of 
tunable capacitor technologies with their pros and cons was 
presented in [1] and [9]. Tuning the capacitance value with 
varactor diodes requires analog bias voltages across the 
diodes resulting in a complicated capacitor tuning circuit 
and increased size of the entire system. Moreover, the 
major  drawbacks  of varactor  diodes are their small power 
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Fig. 1.  Circuit diagram of a DTC. This figure was reproduced 
according to [13]. 
handling and limited tuning range. Compared to varactor 
diodes, capacitor tuning using PIN diodes is less compli-
cated since only the control voltages for switching on and 
off the PIN diodes are required. To adjust the capacitance 
value, the PIN diodes act as switches to connect or discon-
nect each capacitor of the capacitor bank to the ground and 
sequentially vary the overall capacitance value. A more 
convenient way to vary the capacitance value is the use of 
DTCs since the tuning is executed using a digital control 
signal. Instead of PIN diodes, switching the capacitors in 
the capacitor bank of the DTC is carried out by digital 
CMOS logics so that the capacitance value can be varied 
using serial interface control. Other advantages of DTCs 
also include their low cost and small size. After being 
launched into the market, tunable bandpass filters using 
DTCs as tuning elements are gradually reported in the 
literature [10–11]. In addition, DTCs can also be used for 
reconfigurable matching networks as reported in [12]. 
Figure 1 depicts capacitance tuning in a DTC. In this paper, 
various combinations of DTCs or combination of DTCs 
with fixed capacitors are thoroughly analyzed in terms of 
capacitive tuning range and power handling in order to 
provide a design guide for reconfigurable matching net-
works of high power RF circuits. 
The paper is organized as follows: a tuning element of 
high power RF circuits using a DTC connected in series 
with a fixed capacitor is described in Sec. 2 with elabora-
tion on enhancement of the power handling. The modified 
tuning range of the total capacitance is discussed in Sec. 3. 
In Sec. 4, self-resonant frequency shift caused by a series 
fixed capacitor is analyzed. Section 5 provides a selection 
guide for DTCs and fix capacitors in the tunable matching 
network design. As a design example, a frequency recon-
figurable power amplifier (PA) is presented in Sec  6. The 
PA designed using DTCs as the tuning elements in the 
input- and output matching networks has been fabricated 
and measured. Also, experiment results on the power han-
dling of a tuning element are shown and discussed. An idea 
for future work regarding tuning elements with multiple 
DTCs is introduced in Sec. 7 following by the conclusions 
in Sec. 8. 
2. Power Handling of the DTC Tuning 
Element  
Although tunable capacitors can provide the required 
 
Fig. 2.  Capacitive tuning element with a fix series capacitor 
and a DTC. 
degrees of freedom for system reconfiguration, their power 
handling is much lower compared to fixed capacitors. In 
general, the voltage drop over the tunable capacitor is lim-
ited to prevent it from being damaged by an excess voltage. 
At the expense of tuning range, the power handling of 
a reconfigurable network can be enhanced by a combina-
tion of tunable and fixed capacitors. A series circuit con-
sisting of a tunable and a fixed capacitor forms a capacitive 
voltage divider where the voltage drop over the entire ca-
pacitive circuit is distributed among the tunable and the 
fixed capacitor. Consequently, the voltage drop over the 
tunable capacitor can be reduced while the power handling 
can be increased. This technique can be applied to any kind 
of tunable capacitors as described in [14], specifically for 
the case of BST tunable capacitors according to [15] and 
for MEMS tunable capacitors as reported in [16]. In this 
paper, a similar concept is applied to DTCs. Figure 2 
shows a simplified circuit of the capacitive voltage divider. 
The current Ic flows through both capacitors resulting 
in the voltage drop Vcfix across the series capacitor Cfix and 
the voltage drop Vdtc across the DTC with the capacitance 
Cdtc. Thus, the relative voltage rating of the capacitive 
circuit compared to the DTC without the series fixed ca-
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The power handling of the DTC is defined as Pdtc 
whereas the power handling of the entire series circuit is 
defined as Pc. Since the power P is proportional to V
2, the 
relative power handling pTE of the capacitive tuning ele-
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Alternatively, the relative power handling can also be 
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From (2), the relative power handling in case of a very 
large Cfix is approximately one, so that the power handling 
is not improved compared to a single DTC. If Cfix = Cdtc, 
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the power handling can be four times the power handling 
of the DTC. By further decrease of Cfix, the voltage drop 
over Cfix and the total power handling are increased.  Theo-
retically, the power handling of the entire circuit can be 
increased up to the power handling of the fixed capacitor 
which is normally much larger than that of the DTC. Since 
Cdtc can be varied, the total power handling also depends 
on the DTC state. Lower value of Cdtc leads to lower power 
handling compared to the case with a higher Cdtc. Thus, 
Cdtc,min –the minimum tunable capacitance of the Cdtc– 
determines the power handling of the series circuit. By 
prohibiting some of the low states, the power handling of 
the series tuning element can be increased. In addition, 
power handling enhancement of the capacitive tuning ele-
ment can only be realized at the cost of tunable range of the 
total capacitance. The effect of the series fixed capacitor on 
the tunable range will be described in the next section. 
3. Modified Tuning Range  
In general, the tuning range of the DTC can be found 
in the data sheet of the component. In this work, DTCs 
from Peregrine Semiconductor are chosen. The total 













Notwithstanding that a small Cfix leads to a high 
power handling, the tunable range of the total capacitance 
is small in this case. If Cdtc is much larger than Cfix, the 
total capacitance is then almost equal to Cfix. If the highest 
state of DTC provides a capacitance of Cdtc,max, the tuning 
rate TR representing a ratio of the maximum total capaci-
tance Cmax to the minimum total capacitance Cmin is then 
calculated to 
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From this equation, if Cfix is very small, then the tuning 
rate is 1, implying that the entire circuit cannot be used as 
a tuning element. In contrast, if Cfix is very large, then the 
tuning rate is near to Cdtc,max/Cdtc,min which is the tuning rate 
of the DTC without the series capacitor. In order to vali-
date this analysis, a PE64906 DTC and a fixed capacitor 
are connected in series according to Fig. 2. The input re-
actance X of the series circuit was measured at 2.1 GHz for 
three cases with Cfix = 0.5 pF, 2 pF and 4 pF. The meas-
urement results are plotted in Fig. 3 as functions of the 
DTC state number. As expected, the value of X can be 
varied in a wide range in case of a DTC without a fixed 
capacitor.  By  adding  Cfix in series  to the DTC,  the tuning 
 
Fig. 3.   Measured input reactance at 2.1 GHz of the circuit 
from Fig. 2 with a PE64906 DTC and varied Cfix. 
range of X is decreased in such a way that, the smaller 
value of Cfix the smaller is also the tuning range of the 
input reactance X. Besides the modification of the tuning 
range, it can also be observed that the DTC worked as 
a tunable capacitor only from state 0 to state 3. From state 
4 to 31, the DTC acted as a tunable inductor with positive 
reactance values. The reason for this phenomenon is the 
self-resonance of the DTC which will be described in the 
next section. By connecting the DTC with a small Cfix 
capacitance value, the self-resonance effect can be com-
pensated. In this experiment with Cfix = 0.5 pF, all states 
from 0 to 31 provide negative input reactance and the cir-
cuit from Fig. 2 represents a tunable capacitor as it should. 
4. Self-Resonance 
The behavior of a DTC is described so far with a sim-
ple model that assumes a linear dependence of Cdtc on the 
state number. This model is accurate only at low frequen-
cies. By increasing the operating frequency, the linear 
dependence between the capacitance and the state number 
is ceased by the self-resonance of the device. From the 
product specification of the DTC [13], this nonlinear de-
pendence can especially be observed at higher DTC states 
and high operating frequency which explains the positive 
reactance of the DTC shown in Fig. 3. In order to precisely 
predict the behavior of the DTC in a wide range of fre-
quency, device model of the DTC is provided by the manu-
facturer for circuit simulations. For determination of the 
self-resonant frequency, the capacitance values of the 
PE64909 DTC at different states are swept over the fre-
quency range from 0.05 to 10 GHz. The simulation result 
is presented in Fig. 4(a). The highest resonant frequency of 
the DTC is 9.5 GHz for state 0. The resonant frequency is 
decreased with increasing state number. For state 31, the 
resonant frequency is at 3 GHz. Self-resonance determines 
the limit of DTC’s operating frequency. Especially at the 
highest DTC state, the resonant frequency fres,dtc is the low-
est. The self-resonance can be shifted to a higher frequency 
by connecting a fixed capacitor in series with the DTC 
according to Fig. 2. A fixed capacitor with a higher reso-
nant frequency fres,Cfix compared to the highest state of DTC 
can compensate the inductance in the DTC model so that 
the resonance of the tuning element can be shifted to 
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a higher frequency fres,TE. As an example, the DTC from 
Fig. 4(a) is connected in series with a 2.4 pF fixed capaci-
tor GQM1555C2D2R4BB01. This fixed capacitor can 
withstand 200 V DC voltage drop and the self-resonance of 
this device shows up at 6 GHz [17]. For both capacitors, 
device models provided by the manufacturer are used in 
the simulation. The frequency is swept from 0.05 to 
10 GHz. The simulation result in Fig. 4(b) shows that the 
resonant frequency is modified compared to a single DTC. 
For state 0, fres,TE is 8.2 GHz whereas for state 31, res-
onance occurs at 4.1 GHz. Even though fres,TE at state 0 is 
decreased compared to a single DTC—since the resonant 
frequency of the fixed capacitor at 6 GHz is less than that 
of the DTC at state 0—but the resonant frequency of state 
31 is increased since the resonant frequency of the fixed 
capacitor is higher than the resonant frequency of the DTC 
at state 31. In this case, fres,Cfix lies between resonances of 
the lowest and the highest DTC states. As a consequence, 
the variation of resonant frequency is reduced compared to 
the case with a single DTC. In case of a fixed capacitor 
from the same manufacturer and process, it is known that 
the self-resonant frequency decreases with increasing ca-
pacitance value [18]. Therefore, a small Cfix can push the 
resonance of the series circuit to a higher frequency com-
pared to a larger Cfix which confirms the measurement 
results from Fig. 3. By selecting a fixed capacitor with 
fres,Cfix higher than fres,dtc of every DTC state, then fres,TE at 
every state is higher than fres,dtc.  
5. DTC and Fixed Capacitor Selection  
As described in previous sections, the power handling 
and the tuning rate of the series capacitive tuning circuit 
can be determined by Cfix. Since there is a tradeoff between 
these requirements, the value of Cfix must carefully be 
chosen. In order to address this issue in a closer look, 
an example of the series capacitive tuning element is de-
scribed as follows. The tuning element consists of a fixed 
capacitor Cfix and a DTC with the part number PE64906 
[13]. This CMOS-based DTC can operate in the frequency 
range from 100 to 3,000 MHz. For simplicity, typical ca-
pacitance value for the operating frequency of 100 MHz is 
chosen in this example. Due to a low operating frequency, 
it is assumed here that there is no self-resonance as de-
scribed in Sec. 4 and the capacitance of the DTC is a linear 
function of the state number. The tuning rate Cdtc,max/Cdtc,min 
of this DTC is 5.10:1 with a capacitance step size of 
0.119 pF, Cdtc,min of 0.9 pF (state 0) and Cdtc,max of 4.6 pF 
(state 31) at this operating frequency. The peak voltage 
drop across both RF pins of this device is 30 V as per 
product specifications. The influence of the series capacitor 
Cfix on the tuning rate and the power handling is shown in 
Fig. 5.  
On the horizontal axis, the value of Cfix is normalized 
by a division over Cdtc,min. The relative power handling 
described at the beginning of Sec. 2 and the tuning rate 
























































Fig. 4.  Simulated capacitance at different states as functions 
of the operating frequency: (a) PE64909 (DTC),  
(b) PE64909 (DTC) and GQM1555C2D2R4BB01 































Power Handling of State 0
Power Handling of State31
 
Fig. 5.   Power handling and tuning rate of the capacitive 
tuning element comprising a DTC and a series 
capacitor as functions of normalized fixed series 
capacitance. 
capacitance. From the figure, it is obvious that the power 
handling of state 31 is higher than that of state 0. For other 
states between 0 and 31, the power handling curves lie 
between the curves of state 0 and state 31. Consequently, 
the power handling can also be increased by avoiding some 
of the low states. However, leaving out some lower states 
leads to a decreased tuning rate due to increased Cdtc,min. 
Therefore, only the power handling of the DTC at its 
lowest state is considered in this paper. The first data point 
in this figure represents the normalized capacitance 
Cfix/Cdtc,min of 0.5 or Cfix = 0.45 pF. The relative power 
handling of the tuning element is around 9.5 dB. However, 
the tuning rate of the capacitance is reduced to 1.37:1 com-
pared to 5.10:1 in case of the DTC without the series ca-
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pacitor. The maximum value of Cfix/Cdtc,min in this figure is 
30. The power handling in this case is around 0.3 dB, 
whereas the tuning rate of 4.50:1 is provided.  
6. Design Example 
To fulfill requirements of reconfigurable high power 
RF systems, tuning elements must carefully be designed. 
Tunable range, power handling and operating frequency of 
the tuning element must be considered. As discussed in 
previous sections, the tuning element can be realized with 
appropriate combinations of fixed and digitally tunable 
capacitors. For certain operating modes, look up table for 
the control signal of the DTCs should be developed to 
define limitations on frequency, power and tunable range 
of the designed tuning element. As an example, a band 
reconfigurable PA was designed and fabricated using 
DTCs in the tuning elements of the matching networks. 
Although there are other PA design concepts in the 
literature using fixed matching networks which can cope 
with multiple operating frequencies including wideband 
and dual-band PAs [19], but the PA design in the following 
example aims to serve other purpose than providing 
amplification at different frequencies only. The utilization 
of DTCs in the matching networks provides the advantages 
of high flexibility and agility to react to any kind of load 
modification. The fact that DTCs can be tuned using 
electrical control signals allows a fast changing load to be 
rematched to 50 Ohm almost in real time. The same design 
concept can also be applied for other systems, e.g. smart 
antennas or filters as well as in reconfigurable integrated 
circuits. The major design challenge of a band-
reconfigurable PA is the design of reconfigurable input- 
and output matching networks. The input matching 
network requires for a specific operating frequency an 
appropriate tunable range of the tuning element to match 
the reference impedance to the impedance required at the 
input side of the power device. In case of output matching, 
power handling is also a critical design parameter due to 
the high output power of the amplifier.  
The design goal of the reconfigurable PA is con-
cluded in Tab. 1 and its block diagram is shown in Fig. 6. 
Main components of the PA are the power device, recon-
figurable input and output matching as well as the bias 
networks. After considering the required specifications, the 
power transistor of the PA was chosen to be CGH27015F 
GaN HEMT in order to cope with the required bandwidth 
and the output power. The input and output matching net-
works have been designed in a way that they can match 
50 Ohm at the source and the load side to Zs and ZL to 
achieve maximum gain and output power. The impedances 
seen at the input and output of the power device are Zin and 
Zout, respectively.  
The design process of each operating frequency 
started from a large signal S-parameter simulation at the 
input side where a conjugate match was provided at the 
gate of the  device at this step.  Then, a load pull  simulation 
 
Design goals Tuning element type 
Operating frequencies 2.1/2.45 GHz 
Bandwidth 80 MHz 
Output power 37 dBm 
Operating class AB (Vdd = 28 V, Idq = 1.06 A) 
Power device Discrete GaN HEMT 
Tab. 1. Design goals of the band reconfigurable power 
amplifier. 
 
Fig. 6.  Block diagram of a power amplifier (figure modified 
from [2]). 
 
Fig. 7.  Source-, load-, input and output impedance for the 
input and output matching of the power amplifier.   
 
Fig. 8.  The proposed 2.1/2.45 GHz band reconfigurable PA 
design with tunable input and output matching 
networks. (Figure modified from [2]). 
was performed for the output matching in order to deter-
mine the optimal impedance presented to the drain side so 
that the highest gain and output power can be obtained [2]. 
The impedances are simulated and plotted into the Smith 
chart in Fig. 7 for optimized matching conditions providing 
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the highest gain and output power. It is noticeable from the 
figure that the matching networks’ impedances are not the 
exact conjugates of the device’s impedances.  
The tunable matching networks designed for this re-
configurable PA are depicted in Fig. 8. The PA was fabri-
cated on an ARLON25N substrate. A photograph of the 
fabricated PA is shown in Fig. 9. The capacitive parame-
ters of the tuning elements in this PA are configured ac-
cording to Tab. 2.  
Special care of the tuning element at the output side 
must be taken since it carries higher power than the input 
side. The input and output matching are verified by the 
measurement of S11 and S22 for both frequencies as shown 
in Fig. 10.  
The output power Pout, gain and power added effi-
ciency (PAE) are plotted as functions of the input power 
Pin for both frequencies in Fig. 11. The measurement was 
carried out up to Pin = 20 dBm due to power limitation of 
the measurement system. With Pin = 20 dBm, the maxi-
mum output power measured was at 38.85 dBm and 
35.18 dBm at 2.1 and 2.45 GHz, respectively. Simulation 
and measurement results agree well as shown in Fig. 11. 
 




















Cfix4 =2.7 pF 
2.1 (0) (23) (4) (20) 
2.45 (0) (11) (2) (3) 
Tab. 2. Capacitive parameters for each frequency setting (see 
Fig. 8). 
 
Fig. 10.  Measured S11 and S22 at both frequencies showing 
good matching conditions provided by the 
reconfigurable matching networks. 
 
Fig. 11. Power sweep simulation (solid lines) and measurement 
results (data points) of the proposed PA with output 
power, gain and PAE for both frequencies.  
In order to confirm the proposed concept by an 
experiment, the PA output is now fed to a short 50 Ohm 
series microstrip line terminated with a 50 Ohm load. The 
center of the line is connected with a parallel resonator 
designed for a resonant frequency of 2.1 GHz. The capac-
itor of the parallel resonator is a DTC PE64102 (state 0) for 
test configuration 1. For test configuration 2, a fixed ca-
pacitor and PE64102 (state 0) connected in series represent 
the parallel capacitor of the resonator. Figure 12 depicts 
both test configurations with all parameters. In configura-
tion 1, Cdtc can be calculated from 2.1 GHz resonant fre-
quency and a parallel inductance of 1.1 nH to 5.2 pF. In 
configuration 2 with Cfix = 8.2 pF connected in series with 
Cdtc, a parallel inductance of 1.8 nH was selected in order 
to maintain the resonant frequency of 2.1 GHz. The power 
handling can be enhanced by 4.2 dB according to (2) and 
(3). In the experiment, the power fed to the test configura-
tion was varied from 0 dBm to 36 dBm and the power PL 
was measured at the load after the steady state was 
reached. Since the nominal power handling of PE64102 is 
26 dBm, PL cannot be significantly increased after the PA 
output power Pout,PA reached 25 dBm. In contrast, test con-
figuration 2 still allowed 30 dBm to be transferred to the 
load with a 1 dB insertion loss (see Fig. 13). Therefore, 
improvement of the power handling by adding a series 
fixed capacitor to the DTC has been confirmed. The ex-
perimental value of power handling enhancement in 
Fig. 13 agrees well with the calculation and the graph in 
Fig. 3.  
 
Fig. 12.  Test configurations for power handling. 























Fig. 13. Power handling of configuration 1 and 2 from Fig. 12. 
7. Tuning Element with Multiple 
DTCs  
The combination of a fixed series capacitor and 
a DTC cannot increase the power handling while maintain-
ing the tuning rate. However, a combination of two identi-
cal DTCs connected in series can overcome this limitation. 
In Fig. 2, if Cfix is replaced by another DTC in a way that 
the tuning element consists of two identical DTCs con-
nected in series which are synchronously controlled, the 
relative power handling compared to a single DTC is 6 dB 
according to (3). In order to increase the power handling 
while keeping the minimum and maximum tunable capac-
itance, parallel DTCs can be added. Figure 14 depicts 
a tuning element with a combination of series and parallel 
DTCs with m series elements, where each series element 
consists of n parallel DTCs.  
If all DTCs are identical and controlled synchro-






   (7) 
As a result, the power handling can be increased with 
the factor m2. The tuning rate TR = Ctotal,max/Ctotal,min is 
equal to that of a single DTC. The maximum capacitance  
 
Fig. 13.  Capacitive tuning element with combination of series 
and parallel DTCs. 
of the tuning element Ctotal,max is equal to (n/m)Cdtc,max. In 
the same way, the minimum capacitance Ctotal,min of the 
tuning element is (n/m)Cdtc,min. On the one hand, the ad-
vantage of this tuning element is the flexibility to adjust the 
power handling and the range of tunable capacitance. On 
the other hand, using several DTCs leads to a higher hard-
ware cost. Moreover, multiple DTCs and complex inter-
connection due to several control bus lines can lead to an 
increased size of the circuit. Considering the footprint of 
the DTC provided in the data sheet, the control bus can 
occupy up to approx. 50% of the area of the entire tunable 
circuit. Moreover, additional layers are also required for 
the clock signal, ground and supply voltage. This tuning 
element concept will be verified in the future work. 
8. Conclusions  
Critical issues of the capacitive tuning elements in 
reconfigurable RF circuits are the operating frequency, 
power handling and tunable range. In this work, all the 
issues are thoroughly analyzed for tuning elements using 
DTCs. A series fixed capacitor connected to the DTC can 
increase the power handling while compromising the tun-
ing range. The self-resonance can also be shifted to 
a higher frequency compared to a single DTC by adding 
a series fixed capacitor. The proposed analysis has been 
verified by measurement experiments. 
As a design example, a 2.1/2.45 GHz frequency band 
reconfigurable PA has been developed. The input and 
output matching networks of the PA utilize combinations 
of DTCs, fixed series capacitors and transmission line 
sections as tuning elements. The fabricated PA can provide 
small signal gain of 20 dB at 2.1 GHz and 15 dB at 
2.45 GHz. The maximum output power could not be de-
termined due to 20 dBm power limit of the measurement 
system. The highest output power measured was at 38.85 
and 35.18 dBm at 2.1 and 2.45 GHz, respectively. This 
design concept of capacitive tuning element can be applied 
for the design of smart antennas as well as reconfigurable 
RF integrated and hybrid circuits. 
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